
IBM 5-1/4" Diskette Drive Adapter

The 5-1/4 inch diskette drive adapter fits into one of the expansion slots in the system unit. It attaches to one or two diskette drives through an internal, daisy-chained flat cable that connects to one end of the drive adapter. The adapter has a connector at the other end that extends through the rear panel of the system unit. This connector has signals for two additional external diskette drives; thus, the 5-1/4 inch diskette drive adapter can attach four 5-1/4 inch drives - two internal and two external.

The adapter is designed for double-density, MFM-coded, diskette drives and uses write precompensation with an analog phase-lock loop for clock and data recovery. The adapter is a general-purpose device using the NEC μ PD765 compatible controller. Therefore, the diskette drive parameters are programmable. In addition, the attachment supports the diskette drive's write-protect feature. The adapter is buffered on the I/O bus and uses the system board's direct memory access (DMA) for record data transfers. An interrupt level is also used to indicate when an operation is complete and that a status condition requires processor attention.

In general, the 5-1/4 inch diskette drive adapter presents a high-level command interface to software I/O drivers. A block diagram of the 5-1/4 inch diskette drive adapter is on the following page.



5-1/4 Inch Diskette Drive Adapter Block Diagram

1-110 Diskette Adapter

Functional Description

From a programming point of view, this attachment consists of an 8-bit digital-output register in parallel with an NEC μ PD765 or equivalent floppy disk controller (FDC).

In the following description, drive numbers 0, 1, 2, and 3 are equivalent to drives A, B, C, and D.

Digital-Output Register

The digital-output register (DOR) is an output-only register used to control drive motors, drive selection, and feature enable. All bits are cleared by the I/O interface reset line. The bits have the following functions:

Bits 0 and 1	These bits are decoded by the hardware to
	select one drive if its motor is on:

Bit	1	0	Drive
	0	0	0 (A)
	0	1	1 (B)
	1	0	2 (C)
	1	1	3 (D)

Bit 2 The FDC is held reset when this bit is clear.

It must be set by the program to enable the

FDC.

Bit 3 This bit allows the FDC interrupt and DMA

requests to be gated onto the I/O interface. If this bit is cleared, the interrupt and DMA request I/O interface drivers are disabled.

Bits 4, 5, 6, and 7 These bits control, respectively, the motors

of drives 0, 1, 2 (A, B, C), and 3 (D). If a bit is clear, the associated motor is off, and the

drive cannot be selected.

Floppy Disk Controller

The floppy disk controller (FDC) contains two registers that may be accessed by the main system processor: a status register and a data register. The 8-bit main status register contains the status information of the FDC and may be accessed at any time. The 8-bit data register (actually consisting of several registers in a stack with only one register presented to the data bus at a time) stores data, commands, parameters, and provides floppy disk drive (FDD) status information. Data bytes are read from or written to the data register in order to program or obtain results after a particular command. The main status register may only be read and is used to facilitate the transfer of data between the processor and FDC.

The bits in the main status register (hex 34F) are defined as follows:

Bit Number	Name	Symbol	Description
DBO	FDD A Busy	DAB	FDD number 0 is in the Seek mode.
DB1	FDD B Busy	DBB	FDD number 1 is in the Seek mode.
DB2	FDD C Busy	DCB	FDD number 2 is in the Seek mode.
DB3	FDD D Busy	DDB	FDD number 3 is in the Seek mode.
DB4	FDC Busy	СВ	A read or write command is in process.
DB5	Non-DMA Mode	NDM	The FDC is in the non-DMA mode.
DB6	Data Input/ Output	DIO	Indicates direction of data transfer between FDC and processor. If DIO = "1", then transfer is from FDC data register to the processor. If DIO = "0", then transfer is from the processor to the FDC data register.
DB7	Request for Master	RQM	Indicates data register is ready to send or receive data to or from the processor. Both bits DIO and RQM should be used to perform the handshaking functions of "ready" and "direction" to the processor.

The FDC is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the FDC and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase

The FDC receives all information required to perform a particular operation from the processor.

Execution Phase

The FDC performs the operation it was instructed to do.

Result Phase

After completion of the operation, status and other housekeeping information is made available to the processor.

Programming Considerations

The following tables define the symbols used in the command summary, which follows.

Symbol	Name	Description
A0	Address Line 0	A0 controls selection of main status register (A0 = 0) or data register (A0 = 1).
С	Cylinder Number	C stands for the current/selected cylinder (track) number of the medium
D	Data	D stands for the data pattern that is going to be written into a sector.
D7-D0	Data Bus	8-bit data bus, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
DTL	Data Length	When N is defined as 00, DTL stands for the data length that users are going to read from or write to the sector.
EOT	End of Track	EOT stands for the final sector number on a cylinder.
GPL	Gap Length	GPL stands for the length of gap 3 (spacing between sectors excluding VCO sync field).
Н	Head Address	H stands for head number 0 or 1, as specified in ID field.
HD	Head	HD stands for a selected head number 0 or 1. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (4 to 512 ms in 4-ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write operation has occurred (0 to 480 ms in 32-ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected; if it is high, MFM mode is selected only if MFM is implemented.
MT	Multi-Track	If MT is high, a multi-track operation is to be performed. (A cylinder under both HDO and HD1 will be read or written.)
N	Number	N stands for the number of data bytes written in a sector.

Symbol Descriptions (Part 1 of 2)

1-114 Diskette Adapter

Symbol	Name	Description
NCN	New Cylinder Number	NCN stands for a new cylinder number, which is going to be reached as a result of the seek operation. (Desired position of the head.)
ND	Non-DMA Mode	ND stands for operation in the non-DMA mode.
PCN	Present Cylinder Number	PCN stands for cylinder number at the completion of sense-interrupt-status command indicating the position of the head at present time.
R	Record	R stands for the sector number, which will be read or written.
R/W	Read/Write	R/W stands for either read (R) or write (W) signal.
sc	Sector	SC indicates the number of sectors per cylinder.
sĸ	Skip	SK stands for skip deleted-data address mark.
SRT	Step Rate Time	SRT stands for the stepping rate for the FDD (2 to 32 ms in 2-ms increments).
ST 0 ST 1 ST 2 ST 3	Status 0 Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers that store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by A0 =0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.
STP	Scan Test	During a scan operation, if STP =1, the data in contiguous sectors is compared byte-by-byte with data sent from the processor (or DMA), and if STP =2, then alternate sectors are read and compared.
US0, US1	Unit Select	US stands for a selected drive number encoded the same as bits 0 and 1 of the digital output register (DOR).

Symbol Descriptions (Part 2 of 2)

Command Summary

In the following table, 0 indicates "logical 0" for that bit, 1 means "logical 1," and X means "don't care."

						Bus				
Phase	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
					Read	Data	ı			
Command	W	МТ	MF	SK	0	0	1	1	0	Command Codes
	W	Х	Х	Х	Χ	X	HD	US1	US0	
	W					С				Sector ID information
	W	l				H				prior to command
	W	l				R				execution.
	W	l				N OT				
	W					TC				
	l w				_	PL Ti				
Execution	**				D	TL				Data transfer
Execution										between the FDD
	[and main system.
Result	R				S.	го				Status information
ricsuit	R					Г1				after command
	R				-	Г2				execution.
i.	R					c _		Sector ID information		
	R	H								after command
	R	R								execution.
	R		N							
				Rea	d Del	eted	Data			
Command	w	МТ	MF	SK	0	1	1	0	0	Command Codes
	w	X	Χ	Х	Х	Х	HD	US1	USO	
	w					С				Sector ID information
	W				I	Н				prior to command
	W				- 1	R				execution.
	W				1	N				
) W					ОТ				
	l w				_	PL				
	W				D	TL				
Execution										Data transfer
										between the FDD
Dogult.					C.	ТО		and main system. Status information		
Result	R R				_	T 1		after command		
	l R					т 1 Т 2		execution.		
	R				_	r z C				Sector ID information
	R					Н				after command
	R					R				execution.
	R					N.				
	1	1								

1-116 Diskette Adapter

						Bus				_
Phase	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
					Write					
Command	W		MF	0	0	0	1	0	1	Command Codes
	W	Х							Sector ID information	
	W	l	C							to command
	w		H R							execution.
	l w					Ň				CACCULION.
	w					TC				
	w					PL				
	w				D	TL				
Execution										Data transfer
										between the main
										system and FDD.
Result	R	1				го				Status information
	R	١.			-	Г 1				after command
	R	1			_	Γ2				execution. Sector ID information
	R		C							after command
	R									execution.
	R		R ex							excedion.
	 '` -	+		10/4:	te De		Date			
Command	l w	MAT	MF		te De O	ietea 1	0	0	1	Command Codes
Command	w	X	X	X	X	x	_	-	US0	Communa occur
	w	^	^	^		c ^				Sector ID information
	w					H				prior to command
	w	1				R				execution.
	w					N				
	W	1			Ε	OT				
	W	1			_	PL				
	W				D	TL				
Execution		1								Data transfer
										between FDD and
			main syste							
Result	R				_	T 0 T 1		Status ID information after command		
	R				_	T 2		execution.		
	R	1			_	C				Sector ID information
	R					Н				after command
	R					R				execution.
	R					N				

					Data	Bus						
Phase	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Remarks		
			Read a Track									
Command	W	0	MF	SK	0	0	0	1	0	Command Codes		
1	W	X	Х	Χ	Х	Χ	HD	US1	US0			
	W					C				Sector ID information		
	W					 				prior to command		
	W					R				execution.		
	W					N TC						
	W					DT PL						
	w				_	TL						
Execution							Data transfer between the FDD and main system. FDC reads all of cylinder's contents from index hole to EOT.					
Result	R R R R R R				S1 S1 (T 0 T 1 T 2 C H R		Status information after command execution. Sector ID information after command execution.				
Command				^	Rea		•		•			
Command	l w w	0	MF	0	0	1	0	1	0	Command Codes		
Execution	VV	^	X X X X HD US1 US0 The first correct information on cylinder is store data register.									
Result	R R R R R R				ST ST ST () H	1 2 2 H		Status information after command execution. Sector ID information during execution phase.				

						Bus				
Phase	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
		Format a Track								
Command	W	0	MF	0	0	1	1	0	0	Command Codes
	W	Х	Х	Х	Х	Х	HD	US1	USO	
	W					V				Bytes/Sector
	W				_	C				Sector/Track
	W	İ			_	PL				Gap 3
	w				ļ)				Filler byte FDC formats an
Execution	1									
Result	R				91	го				entire cylinder. Status information
nesuit	l 'ì				_	Γ1				after command
	l "i				-	Γ2				execution.
	R					. -				In this case, the ID
	R					- H				information has no
	R				ı	R				meaning.
	R	· N						1		
		Scan Equal								
Command	W	МТ	MF	SK	1	0	0	0	1	Command Codes
	W	X	Х	Х	Х	Х	HD	US1	US0	
	W					C				Sector ID information
	W					Η				prior to command
	W					R				execution.
	w					V TC				
	l w					PL				
	lw				_	TP				
Execution	''	İ			3	1 1				Data compared
2,000,011										between the FDD
										and the main system.
Result	R				ST	ГО				Status information
	R				ST		after command			
	R	ST 2								execution.
	R				(С				Sector ID information
	R				-	4				
	R					3				
	R				1	V				

Phase	R/W	D7	D6	D5	Data			D1	DO	Remarks
111030	117 11	-		-					-	Hemarks
Command	l w	МТ	MF	Scar	n Low 1	or E	quai: 0	0	1	Command Codes
Communa	Ιŵ	X	X	X	X	X	-	-	uso	Command Codes
	w				(2				Sector ID information
	W				۲	1				prior to command
	W				F					execution.
	W				١					
	W				EC					
	W				Gf S1					
Execution	· · ·				31	F				Data compared
										between the FDD
								and main system.		
Result	R				ST	0				Status information
	R				ST					after command
	R	ST 2								execution.
	R	C								Sector ID information
	R	H R								after command execution.
	R	N								execution.
ļ				Scar	High	orF	- Janal			
Command	w	мт	MF		1	1	.quai	0	1	Command Codes
	W	Х	X	Х	X	Х	HD	US1	US0	
	W				C	;				Sector ID information
	W				F					prior to command
	W				F	-				execution.
	W				١ .	-				
	W				E C G F					
	w				ST					
Execution					٥.	•				Data compared
										between the FDD
										and main system.
Result	R				ST			Status information		
	R	ST 1								after command
	R R	ST 2 C								execution. Sector ID information
	R				- L					after command
	R				F					execution.
	R				٨	l				

					Data	Bus				
Phase	R/W	D7	D6	D5				D1	D0	Remarks
_					Recal		е			
Command	W	0 X	0 X	0 X	0 X	0 X	1	1 US1	1	Command Codes
Execution No Result Phase	VV	Ŷ		^		^	0	051	030	Head retracted to track 0
					Inter					
Command Result	W R	0	0	0	0 ST	1	0	0	0	Command Codes
Hesuit	R				PC	-			·	Status information at the end of seek operation about the FDC
					Spe	cify				
Command	W	0		0	0	0	0	1	1	Command Codes
	w		SRT-	HLT				-HUT	-ND	
No Result Phase									טאו	
					e Dri	ve St	atus			
Command	w	0 X	0 X	0 X	0	0	1	0	0	Command Codes
Result	R	^	^	^	X ST	3 X	ни	US1	USU	Status information about FDD.
					Se	ek				
Command	W W W	0 X	0 X	0 X	O X NO	1 X	1 HD	1 US1	1 USO	Command Codes
Execution	VV				NC	, IV				Head is positioned over proper cylinder on diskette.
No Result Phase										
					Inva					
Command	W			ln	valid	Code	es			Invalid command codes (NoOp - FDC goes into standy state).
Result	R				ST	0				ST 0 = 80.

	Bit		
No.	Name	Symbol	Description
D7	Interrupt Code	IC	D7 = 0 and D6 = 0 Normal termination of command (NT). Command was completed and properly executed. D7 = 0 and D6 = 1 Abnormal termination of command (AT).
			Execution of command was started, but was not successfully completed. D7 = 1 and D6 = 0 Invalid command issue (IC). Command that was issued was never started. D7 = 1 and D6 = 1 Abnormal termination because, during command execution, the ready signal from FDD changed state.
D5	Seek End	SE	When the FDC completes the seek command, this flag is set to 1 (high).
D4	Equipment Check	EC	If a fault signal is received from the FDD, or if the track 0 signal fails to occur after 77 step pulses (recalibrate command), then this flag is set.
D3	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to side 1 of a single-sided drive, then this flag is set.
D2	Head Address	HD	This flag is used to indicate the state of the head at interrupt.
D1 D0	Unit Select 1 Unit Select 2	US 1 US 2	These flags are used to indicate a drive unit number at interrupt.

Bit			
No.	Name	Symbol	Description
D7	End of Cylinder	EN	When the FDC tries to access a sector beyond the final sector of a cylinder, this flag is set.
D6	_	_	Not used. This bit is always 0 (low).
D5	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.
D4	Over Run	OR	If the FDC is not serviced by the main system during data transfers within a certain time interval, this flag is set.
D3	_	-	Not used. This bit is always 0 (low).
D2	No Data	ND	During execution of a read data, write deleted data, or scan command, if the FDC cannot find the sector specified in the ID register, this flag is set. During execution of the read ID command, if the FDC cannot read the ID field without an error, then this flag is set. During the execution of the read a cylinder command, if the starting sector cannot be found, then this flag is set.
D1	Not Writable	NW	During execution of a write data, write deleted data, or format-a-cylinder command, if the FDC detects a write-protect signal from the FDD, then this flag is set.
DO	Missing Address Mark	MA	If the FDC cannot detect the ID address mark, this flag is set. Also, at the same time, the MD (missing address mark in the data field) of status register 2 is set.

Bit				
No.	Name	Symbol	Description	
D7	-		Not used. This bit is always 0 (low).	
D6	Control Mark	СМ	During execution of the read data or scan command, if the FDC encounters a sector that contains a deleted data address mark, this flag is set.	
D5	Data Error in Data Field	DD	If the FDC detects a CRC error in the data, then this flag is set.	
D4	Wrong Cylinder	WC	This bit is related to the ND bit, and when the contents of C on the medium are different from that stored in the ID register, this flag is set.	
D3	Scan Equal Hit	SH	During execution of the scan command, if the condition of "equal" is satisfied, this flag is set.	
D2	Scan Not Satisfied	SN	During execution of the scan command, if the FDC cannot find a sector on the cylinder that meets the condition, then this flag is set.	
D1	Bad Cylinder	ВС	This bit is related to the ND bit, and when the contents of C on the medium are different from that stored in the ID register, and the contents of C is FF, then this flag is set.	
DO	Missing Address Mark in Data Field	MD	When data is read from the medium, if the FDC cannot find a data address mark or deleted data address mark, then this flag is set.	

	Bit		-
No.	Name	Symbol	Description
D7	Fault	FT	This bit is the status of the fault signal from the FDD.
D6	Write Protected	WP	This bit is the status of the write-protected signal from the FDD.
D5	Ready	RY	This bit is the status of the ready signal from the FDD.
D4	Track O	TO	This bit is the status of the track 0 signal from the FDD.
D3	Two Side	TS	This bit is the status of the two-side signal from the FDD.
D2	Head Address	HD	This bit is the status of the side-select signal from the FDD.
D1	Unit Select 1	US 1	This bit is the status of the unit-select-1 signal from the FDD.
DO	Unit Select 0	US 0	This bit is the status of the unit-select-0 signal from the FDD.

Programming Summary

FDC Data Register		I/O Address	Hex 3F5	
FDC Main Status Register		I/O Address	Hex 3F4	
Digital Output Register		I/O Address	Hex 3F2	
D: O	Daire	00. DB #4	10. DR #C	
Bit 0	Drive	00: DR #A	10002 0 000	
1	Select	01: DR #B	11: DR #D	
2	Not FDC Reset			
3	Enable INT & D	OMA Requests	:	
4	Drive A Motor	Enable		
5	Drive B Motor	Enable		
6	Drive C Motor	Enable		
7	Drive D Motor	Enable		
All bits cleared with channel reset.				

DPC Registers

FDC Constants (in hex)

N:	02	GPL Format:	05
SC:	08	GPL R/W:	2A
HUT:	F	HLT:	01
SRT:	C	(6 ms track-to	o-track)

Drive Constants

Head Load	35 ms
Head Settle	15 ms
Motor Start	250 ms

Comments

- Head loads with drive select, wait HD load time before R/W.
- Following access, wait HD settle time before R/W.
- Drive motors should be off when not in use. Only A or B and C or D may run simultaneously. Wait motor start time before R/W.
- Motor must be on for drive to be selected.
- Data errors can occur while using a home television as the system display. Locating the TV too close to the diskette area can cause this to occur. To correct the problem, move the TV away from, or to the opposite side of the system unit.

System I/O Channel Interface

All signals are TTL compatible:

Most Positive Up Level	5.5 Vdc
Least Positive Up Level	2.7 Vdc
Most Positive Down Level	0.5 Vdc
Least Positive Down Level	-0.5 Vdc

1-126 Diskette Adapter

The following lines are used by this adapter.

+D0-7 (Bidirectional, load: 1 74LS, driver: 74LS 3-state). These eight lines form a bus by which all commands, status, and data are transferred. Bit 0 is the low-order bit.

+A0-9 (Adapter input, load: 1 74LS)

These ten lines form an address bus by which a register is selected to receive or supply the byte transferred through lines D0-7. Bit 0 is the low-order

+AEN (Adapter input, load: 1 74LS)
The content of lines A0-9 is ignored if this line is active.

-IOW (Adapter input, load: 1 74LS)
The content of lines D0-7 is stored in the register addressed by lines A0-9 or DACK2 at the trailing edge of this signal.

-IOR (Adapter input, load: 1 74LS)

The content of the register addressed by lines A0-9 or DACK2 is gated onto lines D0-7 when this line is active.

-DACK2 (Adapter input, load: 2 74LS)

This line being active degates output DRQ2, selects the FDC data register as the source/destination of bus D0-7, and indirectly gates T/C to IRQ6.

+T/C (Adapter input, load: 4 74LS)
This line and DACK2 being active indicates that the byte of data for which the DMA count was initialized is now being transferred.

+RESET (Adapter input, load: 1 74LS)
An up level aborts any operation in process and clears the digital output register (DOR).

+DRQ2 (Adapter output, driver: 74LS 3-state)
This line is made active when the attachment is ready to transfer a byte of data to or from main storage. The line is made inactive by DACK2 becoming active or an I/O read of the FDC data register.

+IRQ6 (Adapter output, driver: 74LS 3-state)
This line is made active when the FDC has completed an operation. It results in an interrupt to a routine which should examine the FDC result bytes to reset the line and determine the ending condition.

Diskette Adapter 1-127

Drive A and B Interface

All signals are TTL-compatible:

Most Positive Up Level 5.5 Vdc Least Positive Up Level 2.4 Vdc Most Positive Down Level 0.4 Vdc Least Positive Down Level -0.5 Vdc

All adapter outputs are driven by open-collector gates. The drive(s) must provide termination networks to Vcc (except motor enable, which has a 2000-ohm resistor to Vcc).

Each adapter input is terminated with a 150-ohm resistor to Vcc.

Adapter Outputs

-Drive Select A and B (Driver: 7438)

> These two lines are used by drives A and B to degate all drivers to the adapter and receivers from the attachment (except motor enable) when the line associated with a drive is

inactive.

-Motor Enable A and B (Driver: 7438)

The drive associated with each of these lines must control its spindle motor such that it starts when the line

becomes active and stops when the line

becomes inactive.

-Step (Driver: 7438)

The selected drive moves the

read/write head one cylinder in or out per the direction line for each pulse

present on this line.

-Direction (Driver: 7438)

> For each recognized pulse of the step line, the read/write head moves one cylinder toward the spindle if this line is active, and away from the spindle if

inactive.

-Head Select (Driver: 7438)

Head 1 (upper head) will be selected

when this line is active (low).

1-128 Diskette Adapter

-Write Data (Driver: 7438)

For each inactive to active transition of this line while write enable is active, the selected drive causes a flux change to

be stored on the diskette.

Adapter Inputs

-Write Enable (Driver: 7438)

The drive disables write current in the

head unless this line is active.

-Index The selected drive supplies one pulse

per diskette revolution on this line.

-Write Protect The selected drive makes this line active

if a write-protected diskette is mounted


in the drive.

-Track 0 The selected drive makes this line active

if the read/write head is over track 0.

-Read Data The selected drive supplies a pulse on


this line for each flux change encountered on the diskette.



Note: Lands 1-33 (odd numbers) are on the back of the board. Lands 2-34 (even numbers) are on the front, or component side.

	At Standard TTL Levels	Land Number	
	Ground-Odd Numbers	1-33	
	Unused	2,4,6	
	Index	8	
	Motor Enable A	10	
	Drive Select B	12	
	Drive Select A	14	
	Motor Enable B	16	
Diskette	Direction (Stepper Motor)	18	Drive
Drives	Step Pulse	20	Adapter
	Write Data	22	
	Write Enable	24	
	Track 0	26	
	Write Protect	28	
	Read Data	30	
	Select Head 1	32	
	Unused	34	

Connector Specifications (Part 1 of 2)



	At Standard TTL Levels	Pin Number	
	Unused	1-5	
	Index	6	
	Motor Enable C	7	
	Drive Select D	8	
	Drive Select C	9	Drive Adapter
	Motor Enable D	10	
External	Direction (Stepper Motor)	11	
Drives	Step Pulse	12	
	Write Data	13	
	Write Enable	14	
	Track 0	15	
	Write Protect	16	
	Read Data	17	
	Select Head 1	18	
	Ground	20-37	
_			

Connector Specifications (Part 2 of 2)

Notes: